NI 5421 Specifications

NI PXI/PCI-5421 16-Bit 100 MS/s Arbitrary Waveform Generator

Unless otherwise noted, the following conditions were used for each specification:

- Analog Filter enabled.
- Interpolation set to maximum allowed factor for a given sample rate.
- Signals terminated with 50 Ω .
- Direct Path set to 1 V_{pk-pk} , Low-Gain Amplifier Path set to 2 V_{pk-pk} , and High-Gain Amplifier Path set to 12 V_{pk-pk} .
- Sample clock set to 100 MS/s.

Typical values are representative of an average unit operating at room temperature. Specifications are subject to change without notice. For the most recent NI 5421 specifications, visit ni.com/manuals.

To access all the NI 5421 documentation, including the *NI Signal Generators Getting Started Guide*, which contains functional descriptions of the NI 5421 signals, navigate to **Start»Programs»National Instruments»NI-FGEN»Documentation**.

Contents

СН 0	2
Sample Clock	11
Onboard Clock	
Phase-Locked Loop (PLL) Reference Clock	15
CLK IN	
PFI 0 and PFI 1	17
DIGITAL DATA & CONTROL (DDC)	
Start Trigger	
Markers	
Waveform and Instruction Memory Utilization	
Calibration	
Power	
Software	
Environment	
Safety, Electromagnetic Compatibility, and CE Compliance	
Physical	
Technical Support Resources	



CH O (Channel O Analog Output, Front Panel Connector)

Specification	Value	Comments
Number of Channels	1	—
Connector	SMB (jack)	—
Output Voltage	Characteristics	
Output Paths	 The software-selectable Main Output Path setting provides full-scale voltages from 12.00 V_{pk-pk} to 5.64 mV_{pk-pk} into a 50 Ω load. NI-FGEN uses either the Low-Gain Amplifier or the High-Gain Amplifier when the Main Output Path is selected, depending on the Gain attribute. The software-selectable Direct Path is optimized for IF applications and provides full-scale voltages from 1.000 V_{pk-pk} to 0.707 V_{pk-pk}. 	
DAC Resolution	16 bits	_
Amplitude Resolution	3 digits	

Table 1.

 Table 1. (Continued)

Specification			Value		Comments	
Amplitude and	Offset				•	
Amplitude			Amplitu	1. Amplitude		
Range	Path Load		Minimum Value Maximum Value		- values assume the full scale	
	Direct	50 Ω	0.707	1.000	of the DAC is utilized. If an	
		1 kΩ	1.347	1.905	amplitude	
		Open	1.414	2.000	smaller than the minimum	
	Low-	50 Ω	0.00564	2.000	value is desired, then	
	Gain Amplifier	1 kΩ	0.01073	3.810	waveforms less than full scale	
		Open	0.01127	4.000	of the DAC can be used.	
	High-	50 Ω	0.0338	12.00	2. NI-FGEN	
	Gain Amplifier	1 kΩ	0.06441	22.86	compensates for user-	
		Open	0.06763	24.00	specified resistive loads.	
Offset Range	-		mplitude Range wit	h increments	Not available on the Direct Path.	
Maximum Out	put Voltage	e				
Maximum	Path	Load	Maximum Outp	ut Voltage (V _{pk-pk})	The Maximum	
Output Voltage	Direct	50 Ω	±0	Output Voltage of the NI 5421 is determined by the Amplitude Range and the		
		1 kΩ	±0.953			
		Open	±1			
	Low-	50 Ω	±1	.000	Offset Range.	
	Gain Amplifier	$1 \mathrm{k}\Omega$	±1			
	r	Open	±2			
	High-	50 Ω	±6	.000]	
	Gain Amplifier	1 kΩ	±1	1.43]	
		Open	±1	±12.00		

Table 1.	(Continued)
----------	-------------

Specification	Value	Comments
Accuracy		
DC Accuracy	For the Low-Gain or High-Gain Amplifier Path: $\pm 0.2\%$ of Amplitude $\pm 0.05\%$ of Offset $\pm 500 \mu\text{V}$ (within $\pm 10 ^{\circ}\text{C}$ of self-calibration temperature) $\pm 0.4\%$ of Amplitude $\pm 0.05\%$ of Offset $\pm 1 \text{mV}$ ($0 ^{\circ}\text{C}$ to 55 $^{\circ}\text{C}$) For the Direct Path: Gain Accuracy: $\pm 0.2\%$ (within $\pm 10 ^{\circ}\text{C}$ of self-calibration temperature) Gain Accuracy: $\pm 0.4\%$ ($0 ^{\circ}\text{C}$ to 55 $^{\circ}\text{C}$) DC Error: $\pm 30 \text{mV}$ ($0 ^{\circ}\text{C}$ to 55 $^{\circ}\text{C}$)	All paths are calibrated for amplitude and gain errors. The Low-Gain and High-Gain Amplifier Paths also are calibrated for offset errors.
AC Amplitude Accuracy	$\pm 1.0\%$ of Amplitude $\pm 1 \text{ mV}$	50 kHz sine wave.
Output Charac	teristics	
Output Impedance	50 Ω or 75 Ω , software-selectable.	—
Load Impedance Compensation	Output amplitude is compensated for user-specified load impedances.	—
Output Coupling	DC	—
Output Enable	Software-selectable. When disabled, CH 0 out is pulled low with a 1 W resistor with a value equal to the selected output impedance.	—
Maximum Output Overload	The CH 0 output can be connected to a 50 Ω , ±12 V (±8 V for the Direct Path) source without sustaining any damage. No damage occurs if the CH 0 output is shorted to ground indefinitely.	—
Waveform Summing	The CH 0 output supports waveform summing among similar paths—specifically, the outputs of multiple NI 5421 signal generators can be connected together.	—

 Table 1. (Continued)

Specification		Comments						
Frequency and	Frequency and Transient Response							
Bandwidth	43 MHz			Measured at –3 dB.				
Digital Interpolation Filter		e Finite Impulse Res tion factors are 2, 4,	· · ·					
Analog Filter	Software-selectable	Available on Low-Gain Amplifier and High-Gain Amplifier Paths.						
Passband		Path		—				
Flatness	Direct	Low-Gain and Hi	gh-Gain Amplifiers					
	±0.25 dB 100 Hz to 40 MHz	+0.5 dB 100 Hz t						
Pulse		Analog Filter						
Response	Direct	Low-Gain Amplifier	and Digital Interpolation Filter disabled.					
Rise/Fall Time	<5 ns	<8 ns	<10 ns					
Aberration	<10%	<5%	<5%					




Figure 1. Normalized Passband Flatness, Direct Path




Figure 2. Pulse Response, Low-Gain Amplifier Path 50 Ω Load

Table 1. (Continued)

Specification		Comments		
Suggested Max	imum Frequencies fo	r Common Functi	ons	
Function		Disable the		
	Direct	Low-Gain Amplifier	High-Gain Amplifier	Analog Filter and the Digital Interpolation
Sine	43 MHz	43 MHz	43 MHz	Filter for Square,
Square	Not Recommended	25 MHz	12.5 MHz	Ramp, and Triangle.
Ramp	Not Recommended	5 MHz	5 MHz	
Triangle	Not Recommended	5 MHz	5 MHz	
Spectral Chara	octeristics			
Signal to		Path		Amplitude
Noise and Distortion (SINAD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to 50 MHz.
1 MHz	64 dB	66 dB	63 dB	SINAD at low amplitudes is
10 MHz	61 dB	60 dB	47 dB	limited by a
20 MHz	57 dB	56 dB	42 dB	-148 dBm/Hz noise floor.
30 MHz	60 dB	62 dB	62 dB	
40 MHz	60 dB	62 dB	62 dB	
43 MHz	58 dB	60 dB	55 dB	
Spurious-Free		Path		Amplitude
Dynamic Range (SFDR) with Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to 50 MHz. Also called
1 MHz	-76 dBc	-71 dBc	-58 dBc	harmonic distortion.
10 MHz	-68 dBc	-64 dBc	-47 dBc	SFDR with
20 MHz	-60 dBc	-57 dBc	-42 dBc	harmonics at low amplitudes is
30 MHz	-73 dBc	-73 dBc	-74 dBc	limited by a –148 dBm/Hz
40 MHz	-76 dBc	-73 dBc	-74 dBc	noise floor.
43 MHz	-78 dBc	-75 dBc	-59 dBc	

Table 1. (Continued)

Specification		Value		Comments		
Spectral Characteristics (Continued)						
Spurious-Free		Path Amplitude				
Dynamic Range (SFDR) without Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to 50 MHz. SFDR without harmonics at low		
1 MHz	-88 dBFS	-91 dBFS	–91 dBFS	amplitudes is limited by a		
10 MHz	-87 dBFS	-89 dBFS	-91 dBFS	–148 dBm/Hz		
20 MHz	-80 dBFS	-89 dBFS	-89 dBFS	noise floor.		
30 MHz	–73 dBFS	-73 dBFS	–74 dBFS			
40 MHz	–76 dBFS	-76 dBFS -73 dBFS -74 dBFS				
43 MHz	–78 dBFS	–75 dBFS	-60 dBFS			
0 °C to 40 °C		Amplitude				
Total Harmonic Distortion (THD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Includes the 2 nd through the 6 th harmonic.		
20 kHz	–77 dBc (typical)	-77 dBc (typical)	–77 dBc (typical)			
1 MHz	–75 dBc (typical)	-70 dBc (typical)	-62 dBc (typical)			
5 MHz	-68 dBc	68 dBc	-55 dBc			
10 MHz	-65 dBc	-61 dBc	-46 dBc]		
20 MHz	–55 dBc	-53 dBc	-40 dBc			
30 MHz	-50 dBc	-48 dBc	-38 dBc			
40 MHz	-48 dBc	-46 dBc	-34 dBc			
43 MHz	-47 dBc	-45 dBc	-33 dBc			

Table 1. (Continued)

Specification		Value							
Spectral Characteristics (Continued)									
0 °C to 55 °C			Pa	th			Amplitude		
Total Harmonic Distortion (THD)	Direc	ct	Low-Gain Amplifier		e		-1 dBFS. Includes the 2 nd through the 6 th harmonic.		
20 kHz	–76 dBc (t	–76 dBc (typical)		dBc pical)	-76 dBc	(typical)			
1 MHz	–74 dBc (t	ypical)		dBc bical)	-61 dBc	(typical)			
5 MHz	–67 dl	Bc	-67	dBc	-54	dBc			
10 MHz	-63 dl	Bc	-60	dBc	-45	dBc			
20 MHz	–54 dl	Bc	-52	dBc	-39 dBc				
30 MHz	-48 dl	Bc	-46	dBc	-36 dBc				
40 MHz	-46 dl	Bc	-41	dBc	-32 dBc				
43 MHz	-45 dl	Bc	-41	dBc	-31 dBc				
Average Noise Density		Amplitude Range		Avera	nge Noise D	ensity	Average Noise Density at small		
	Path	V _{pk-pk}	dBm	nV/Hz	dBm/Hz	dBFS/ Hz	amplitudes is limited by a –148 dBm/Hz		
	Direct	1	4.0	18	-142	-146.0	noise floor.		
	Low Gain	0.06	-20.4	9	-148	-127.6			
	Low Gain	0.1	-16.0	9	-148	-132.0			
	Low Gain	0.4	-4.0	13	-145	-141.0			
	Low Gain	1	4.0	18	-142	-146.0			
	Low Gain	2	10.0	35	-136	-146.0			
	High Gain	4	16.0	71	-130	-146.0			
	High Gain	12	25.6	213	-120	-145.6			





Figure 3. 10 MHz Single-Tone Spectrum, Direct Path, 100 MS/s, Interpolation Factor Set to 4








Figure 5. Direct Path, 2-Tone Spectrum (Typical)

Sample Clock

Table 2.

Specification	Value	Comments
Sources	 Internal, Divide-by-N (N ≥ 1) Internal, DDS-based, High-Resolution External, CLK IN (SMB front panel connector) External, DDC CLK IN (DIGITAL DATA & CONTROL front panel connector) 	Refer to the Onboard Clock section for more information about Internal Clock Sources.
	 NI PXI-5421—External, PXI Star trigger (backplane connector) 	
	 NI PXI-5421—External, PXI_Trig<07> (backplane connector) NI PCI-5421—External, RTSI<07> 	

Table 2. (Continued)

Specification		Comments			
Sample Rate Rat	nge and Resolution				
Sample Clock Source	Sample Rate R	ange	Sample	e Rate Resolution	_
Divide-by-N	23.84 S/s to 100	MS/s		to (100 MS/s) / <i>N</i> 4,194,304)	
High Resolution	10 S/s to 100 M	MS/s		1.06 µHz	
CLK IN	200 kS/s to 105	MS/s		on determined by	
DDC CLK IN	10 S/s to 105 M	MS/s		clock source.	
NI PXI-5421 PXI Star Trigger	10 S/s to 105 MS/s 10 S/s to 20 MS/s		External Sample Clock duty cycle tolerance 40% to 60%.		
NI PXI-5421 PXI_Trig<07>					
NI PCI-5421 RTSI<07>	10 S/s to 20 N	IS/s			
Effective Sample	Rate				·
	Sample Rate (MS/s)	-	olation ctor	Effective Sample Rate	Effective Sample Rate =
	10 S/s to 105 MS/s	1 (Off)		10 S/s to 105 MS/s	(Interpolation Factor)*(Sample Rate)
	12.5 MS/s to 105 MS/s	2		25 MS/s to 210 MS/s	
	10 MS/s to 100 MS/s	4		40 MS/s to 400 MS/s	
	10 MS/s to 50 MS/s		8	80 MS/s to 400 MS/s	

Table 2. (Continued)

Specification			Comments				
Sample Clock Delay Range and Resolution							
Sample Clock Source	Delay Adjustment Range		Adjustment Range Delay Adjustment Resolution				
Divide-by-N	±1 san	nple clock	period	<21 ps			
High- Resolution	±1 san	nple clock	period	Sample Clock Period/16,384			
External (all)	0	ns to 7.6	ns	<15 ps			
System Phase No	oise and J	itter (10 N	AHz Carr	ier)			
Sample Clock Source	System Phase Noise Density (dBc/Hz) Offset			System Output Jitter (Integrated from	1. High- Resolution specifications		
	100 Hz	1 kHz	10 kHz	100 Hz to 100 kHz)	increase as the Sample Rate is		
NI PXI-5421 Divide-by-N	-110	-131	-137	<1.0 ps rms	decreased. 2. NI PXI-5421		
NI PCI-5421 Divide-by-N	-110	-127	-137	<2.0 ps rms	PXI Star trigger		
High- Resolution ¹	-114	-126	-126	<4.0 ps rms	 specification is valid when the Sample Clock 		
NI PXI-5421 CLK IN	-113	-132	-135	<1.1 ps rms	Source is locked to PXI_CLK10.		
NI PCI-5421 CLK IN	-113	-125	-135	<2.0 ps rms			
NI PXI-5421 PXI Star Trigger ²	-115	-118	-130	<3.0 ps rms			
External Sample Clock Input Jitter Tolerance	mple Clock put Jitter Period Jitter ±1 ns						

Table 2. (Continued)

Specification		Comments		
Sample Clock E	xporting			
Exported Sample Clock Destinations	 PFI<01> (SMB front panel connectors) DDC CLK OUT (DIGITAL DATA & CONTROL front panel connector) NI PXI-5421—PXI_Trig<07> (backplane connector) NI PCI-5421—RTSI<07> 			Exported Sample Clocks can be divided by integer K ($1 \le K \le$ 4,194,304).
Exported Sample Clock Destinations	Maximum Frequency	—		
PFI<01>	105 MHz	PFI 0: 6 ps rms PFI 1: 12 ps rms	25% to 60%	
DDC CLK OUT	105 MHz	40 ps rms	40% to 60%	
NI PXI-5421 PXI_Trig<07>	20 MHz — —			
NI PCI-5421 RTSI<07>	20 MHz	_		

Onboard Clock (Internal VCXO)

Table 3.

Specification	Value	Comments
Clock Source	Internal sample clocks can either be locked to a Reference Clock using a phase-locked loop or be derived from the onboard VCXO frequency reference.	_
Frequency Accuracy	±25 ppm	

Phase-Locked Loop (PLL) Reference Clock

Specification	Value	Comments
Sources	 NI PXI-5421—PXI_CLK10 (backplane connector) NI PCI-5421—RTSI_7 (RTSI_CLK) CLK IN (SMB front panel connector) 	The PLL Reference Clock provides the reference frequency for the phase-locked loop.
Frequency Accuracy	When using the PLL, the Frequency Accuracy of the NI 5421 is solely dependent on the Frequency Accuracy of the PLL Reference Clock Source.	—
Lock Time	Typical: 70 ms. Maximum: 200 ms.	
Frequency Range	5 MHz to 20 MHz in increments of 1 MHz.Default of 10 MHz.The PLL Reference Clock Frequency has to be accurate to ±50 ppm.	
Duty Cycle Range	40% to 60%	—
Exported PLL Reference Clock Destinations	 PFI<01> (SMB front panel connectors) NI PXI-5421—PXI_Trig<07> (backplane connector) NI PCI-5421—RTSI<07> 	

Table	4.
-------	----

CLK IN (Sample Clock and Reference Clock Input, Front Panel Connector)

Specification	Value	Comments
Connector	SMB (jack)	—
Direction	Input	—
Destinations	1. Sample Clock	—
	2. PLL Reference Clock	
Frequency Range	1 MHz to 105 MHz (Sample Clock destination and sine waves)	_
	200 kHz to 105 MHz (Sample Clock destination and square waves)	
	5 MHz to 20 MHz (PLL Reference Clock destination)	
Input Voltage Range	Sine wave: 0.65 V_{pk-pk} to 2.8 V_{pk-pk} into 50 Ω (0 dBm to +13 dBm)	—
	Square wave: 0.2 $V_{pk\text{-}pk}$ to 2.8 $V_{pk\text{-}pk}$ into 50 Ω	
Maximum Input Overload	±10 V	_
Input Impedance	50 Ω	—
Input Coupling	AC	

Table 5.

PFI 0 and PFI 1 (Programmable Function Interface, Front Panel Connectors)

Specification	Value	Comments	
Connectors	Two SMB (jack)		
Direction	Bi-directional		
Frequency Range	DC to 105 MHz		
As an Input (Tr	igger)		
Destinations	Start Trigger		
Maximum Input Overload	-2 V to +7 V	_	
V _{IH}	2.0 V		
V _{IL}	0.8 V		
Input Impedance	1 kΩ	_	
As an Output (l	Event)		
Sources	1. Sample Clock divided by integer K ($1 \le K \le 4,194,304$)	_	
	2. Sample Clock Timebase (100 MHz) divided by integer M (2 $\leq M \leq 4,194,304$)		
	3. PLL Reference Clock		
	4. Marker		
	5. Exported Start Trigger (Out Start Trigger)		
Output Impedance	50 Ω	—	
Maximum Output Overload	-2 V to +7 V	—	
V _{OH}	Minimum: 2.9 V (open load), 1.4 V (50 Ω load)	Output drivers are	
V _{OL}	Maximum: 0.2 V (open load), 0.2 V (50 Ω load)	+3.3 V TTL compatible.	
Rise/Fall Time	≤2.5 ns	Load of 10 pF.	

Та	bl	e	6.

DIGITAL DATA & CONTROL (DDC) Optional Front Panel Connector

Specification	Value			Comments
Connector Type	68-pin VHDCI female receptacle			
Number of Data Output Signals	16			_
Control Signals	1. DDC CLK OUT	(clock output)		—
Signais	2. DDC CLK IN (clock input)		
	3. PFI 2 (input)			
	4. PFI 3 (input)			
	5. PFI 4 (output)			
	6. PFI 5 (output)			
Ground	23 pins			—
Output Signal O	Characteristics (Incl	udes Data Outputs	, DDC CLK OUT,	and PFI<45>)
Signal Type	LVDS (Lo	ow-Voltage Different	tial Signal)	
Signal Characteristics	Minimum	Typical	Maximum	1. Tested with 100 Ω
V _{OH}		1.3 V	1.7 V	differential load.
V _{OL}	0.8 V	1.0 V	—	2. Measured at
Differential Output Voltage	0.25 V	_	0.45 V	the front panel. 3. Load
Output Common-Mode Voltage	1.125 V	_	1.375 V	capacitance <15 pF. 4. Driver and
Differential Pulse Skew (skew within a differential pair)	_		0.6 ns	receiver comply with ANSI/TIA/ EIA-644.
Rise/Fall Time		0.5 ns	1.6 ns	

Table 7.

 Table 7. (Continued)

Specification	Value		Comments		
Output Signal (Output Signal Characteristics (Continued)				
Output Skew	Typical: 1 ns, maximum 2 ns. Skew between any two outputs on the DIGITAL DATA & CONTROL front panel connector.		_		
Output Enable/Disable	e	are on all Data Output Signals ly. When disabled, the outputs	_		
Maximum Output Overload	-0.3 V to +3.9 V		_		
Input Signal Cl	aracteristics (Includes DDC	CLK IN and PFI<23>)			
Signal Type	LVDS (Low-Voltage Differer	itial Signal)	_		
Input Differential Impedance	100 Ω				
Maximum Output Overload	-0.3 V to +3.9 V		_		
Signal Characteristics	Minimum	Maximum	_		
Differential Input Voltage	0.1 V	0.5 V			
Input Common Mode Voltage	0.2 V				
DDC CLK OUT	ſ	·			
Clocking Format	Data outputs and markers change on the falling edge of DDC CLK OUT.		_		
Frequency Range	Refer to the <i>Sample Clock</i> section for more information.		_		
Duty Cycle	40% to 60%		_		
Jitter	40 ps rms				

 Table 7. (Continued)

Specification	Value	Comments
DDC CLK IN		
Clocking Format	DDC Data Output signals change on the rising edge of DDC CLK IN.	—
Frequency Range	10 Hz to 105 MHz	—
Input Duty Cycle Tolerance	40% to 60%	
Input Jitter Tolerances	300 ps pk-pk of Cycle-Cycle Jitter, and 1 ns rms of Period Jitter.	—

Start Trigger

Specification	Value	Comments
Sources	1. PFI<01> (SMB front panel connectors)	_
	 PFI<23> (DIGITAL DATA & CONTROL front panel connector) 	
	3. NI PXI-5421—PXI_Trig<07> (backplane connector) NI PCI-5421—RTSI<07>	
	4. NI PXI-5421—PXI Star trigger (backplane connector)	
	5. Software (use function call)	
	6. Immediate (does not wait for a trigger). Default.	
Modes	1. Single	_
	2. Continuous	
	3. Stepped	
	4. Burst	
Edge Detection	Rising	
Minimum Pulse Width	25 ns. Refer to t _{s1} at NI Signal Generators Help»Devices» NI 5421»NI <bus>-5421»Triggering»Trigger Timing</bus> .	

Table 8.

Table 8. (Continued)

Specification	Va	hlue	Comments
Delay from	Interpolation Factor	Typical Delay	Refer to t_{s2} at
Start Trigger to CH 0 Analog Output	Digital Interpolation Filter disabled.	43 Sample Clock Periods + 110 ns	NI Signal Generators Help»Devices»
1	2	57 Sample Clock Periods + 110 ns	NI 5421» NI <bus>-5421»</bus>
	4	63 Sample Clock Periods + 110 ns	Triggering» Trigger Timing.
	8	64 Sample Clock Periods + 110 ns	
Delay from Start Trigger to Digital Data Output	40 Sample Clock periods + 110 ns.		—
Trigger Export	ing		
Exported Trigger Destinations	A signal used as a trigger can be routed out to any destination listed in the <i>Destinations</i> specification of Table 9.		_
Exported Trigger Delay	65 ns (typical). Refer to t _{s3} at NI Signal Generators Help» Devices»NI 5421»NI <bus>-5421»Triggering»Trigger</bus> Timing .		—
Exported Trigger Pulse Width	>150 ns. Refer to t _{s4} at NI Signal Generators Help» Devices»NI 5421»NI <bus>-5421»Triggering»Trigger Timing.</bus>		—

Markers

Specification		Comments			
Destinations	1. PFI<01> (SMI	B front panel connect	ors)	—	
	2. PFI<45> (DIGITAL DATA & CONTROL front panel connector)				
	3. NI PXI-5421- NI PCI-5421-				
Quantity	One Marker per Se	gment.		—	
Quantum	Marker position must be placed at an integer multiple of four samples.			—	
Width	>150 ns. Refer to t _{m2} at NI Signal Generators Help » Devices»NI 5421»NI <bus>-5421»Waveform</bus> Generation»Marker Events .			—	
Skew	Destination	With Respect to Analog Output	With Respect to Digital Data Output	Refer to t _{m1} at NI Signal Generators Help»Devices» NI 5421» NI <bus>-5421»</bus>	
	PFI<01>	±2 Sample Clock Periods	N/A		
	PFI<45>	Waveform			
	NI PXI-5421 PXI_Trig<07> NI PCI-5421 RTSI<07>	±2 Sample Clock Periods	N/A	Generation» Marker Events.	
Jitter	20 ps rms			_	

Table 9.

Waveform and Instruction Memory Utilization

Specification		Value		Comments
Memory Usage	The NI 5421 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters, such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined.			For more information, refer to NI Signal Generators Help» Programming» NI-TClk Synchronization Help .
Onboard Memory Size	8 MB standard: 8,388,608 bytes	32 MB option: 33,554,432 bytes	256 MB option: 268,435,456 bytes	
Output Modes	Arbitrary Waveforr	n mode and Arbitrar	y Sequence mode	—
Arbitrary Waveform Mode	In Arbitrary Waveform mode, a single waveform is selected from the set of waveforms stored in onboard memory and generated.			_
Arbitrary Sequence Mode	In Arbitrary Sequence mode, a sequence directs the NI 5421 to generate a set of waveforms in a specific order. Elements of the sequence are referred to as segments. Each segment is associated with a set of instructions. The instructions identify which waveform is selected from the set of waveforms in memory, how many loops (iterations) of the waveform are generated, and at which sample in the waveform a marker output signal is sent.			
Minimum Waveform Size	ArbitraryArbitraryThe MinimunTrigger ModeWaveform ModeSequence ModeWaveform Siz			
(Samples)	Single	16	is sample rate dependent in	
	Continuous	Arbitrary		
		Sequence Mode.		
	Stepped			
		32 @ ≤50 MS/s		
	Burst	16	512 @ >50 MS/s	
			256 @ ≤50 MS/s	

Table 10.	Та	ble	10.
-----------	----	-----	-----

Table 10. (Continued)

Construction Make Commenter				
Specification	Value			Comments
Loop Count	1 to 16,777,215. Burst trigger: Unlir	nited		
Quantum	Waveform size mus	st be an integer multi	ple of four samples.	—
Memory Limits				
	8 MB Standard	32 MB Option	256 MB Option	All trigger modes
Arbitrary Waveform Mode, Maximum Waveform Memory	4,194,176 Samples	16,777,088 Samples	134,217,600 Samples	except where noted.
Arbitrary Sequence Mode, Maximum Waveform Memory	4,194,120 Samples	16,777,008 Samples	134,217,520 Samples	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Waveforms	65,000 Burst trigger: 8,000	262,000 Burst trigger: 32,000	2,097,000 Burst trigger: 262,000	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Segments in a Sequence	104,000 Burst trigger: 65,000	418,000 Burst trigger: 262,000	3,354,000 Burst trigger: 2,090,000	Condition: Waveform memory is <4,000 samples.

Calibration

Specification	Value	Comments
Self-Calibration	An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 75 seconds to complete.	_
External Calibration	The External Calibration calibrates the VCXO, voltage reference, output impedance, DC gain, and offset. Appropriate constants are stored in nonvolatile memory.	
Calibration Interval	Specifications valid within 2 years of External Calibration.	_
Warm-up Time	15 minutes	

Table 11.

Power

Table 12.

Specification	Typical Operation	Overload Operation	Comments
+3.3 VDC	1.9 A	2.7 A	Typical.
+5 VDC	2.0 A	2.2 A	Overload operation occurs
+12 VDC	0.46 A	0.5 A	when CH 0 is
-12 VDC	0.01 A	0.01 A	shorted to ground.
Total Power	21.9 W	26.0 W	

Software

Specification	Value	Comments
Driver Software	NI-FGEN 2.0 or later version. NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5421. NI-FGEN provides application programming interfaces for many development environments.	
Application Software	 NI-FGEN provides programming interfaces for the following application development environments: LabVIEW LabWindows[™]/CVI[™] Measurement Studio Microsoft Visual C/C++ Microsoft Visual Basic Borland C/C++ 	
Soft Front Panel/ Interactive Configuration	The FGEN Soft Front Panel 1.3 or later supports interactive control of the NI 5421. The FGEN Soft Front Panel is included on the NI-FGEN driver CD. Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the NI 5421. MAX is also included on the NI-FGEN CD.	

Table	13.
-------	-----

NI PXI-5421 Environment

Note To ensure that the NI PXI-5421 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5421 kit. The NI PXI-5421 is intended for indoor use only.

Specifications	Value	Comments
Operating Temperature	0 °C to +55 °C in all NI PXI chassis except the following: 0 °C to +45 °C when installed in an NI PXI-101 <i>x</i> or NI PXI-1000B chassis. Meets IEC-60068-2-1 and IEC-60068-2-2.	
Storage Temperature	-25 °C to +85 °C. Meets IEC-60068-2-1 and IEC-60068-2-2.	_
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC-60068-2-56.	_
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC-60068-2-56.	_
Operating Shock	30 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	—
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	_
Operating Vibration	5 Hz to 500 Hz, 0.31 g _{rms} . Meets IEC-60068-2-64.	_
Storage Vibration	5 Hz to 500 Hz, 2.46 g _{rms} . Meets IEC-60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	_
Altitude	2,000 m maximum (at 25 °C ambient temperature)	
Pollution Degree	2	_

Та	bl	e	1	4	
		•		_	

NI PCI-5421 Environment



Note To ensure that the NI PCI-5421 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5421 kit. Also, to maximize airflow and extend the life of the device, leave any adjacent PCI slots empty. The NI PCI-5421 is intended for indoor use only.

Specifications	Value	Comments
Operating Temperature	0 °C to +45 °C. Meets IEC-60068-2-1 and IEC-60068-2-2.	_
Storage Temperature	-25 °C to +85 °C. Meets IEC-60068-2-1 and IEC-60068-2-2.	_
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC-60068-2-56.	
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC-60068-2-56.	_
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	_
Storage Vibration	5 Hz to 500 Hz, 2.46 g _{rms} . Meets IEC-60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	_
Altitude	2,000 m maximum (at 25 °C ambient temperature)	
Pollution Degree	2	

Safety, Electromagnetic Compatibility, and CE Compliance

Caution Hot Surface Allow the NI 5421 to cool before removing it from the chassis to reduce risk of burns. Use caution when handling because recently used NI 5421 devices may exceed safe handling temperatures.

Specification	Value	Comments		
Safety	The NI 5421 meets the requirements of the following standards for safety and electrical equipment for measurement, control, and laboratory use: IEC 61010-1, EN 61010-1 UL 3111-1, UL 61010B-1 CAN/CSA C22.2 No. 1010.1	For UL and other safety certifications, refer to the product label or to ni.com.		
Emissions	EN 55011 Class A at 10 m FCC Part 15A above 1 GHz	_		
Immunity	EN 61326:1997 + A2:2001, Table 1			
EMC/EMI	CE, C-Tick, and FCC Part 15 (Class A) Compliant Notes:	_		
	1. This device is not intended for, and is restricted from, use in residential areas.			
	2. For EMC compliance, you <i>must</i> operate this device with shielded cabling.			
	3. When connected to other test objects, this product may cause radio interference. If this occurs, you may be required to take adequate measures to reduce the interference.			
This product meets the essential requirements of applicable European Directives as amended for CE marking, as follows:				
Low-Voltage Directive (safety)	73/23/EEC			
Electromagnetic Compatibility Directive (EMC)	89/336/EEC	_		

Table 16.

Note: Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit ni.com/hardref.nsf, search by model number or product line, and click the appropriate link in the Certification column.

Physical

Specification	Value		Comments		
NI PXI-5421 Dimensions	Single 3U PXI slot. Also CompactPCI compatible.		—		
NI PCI-5421 Dimensions	$34.07 \times 10.67 \times 2.03$ cm (13.4)				
Front Panel Connectors					
Label	Function(s)	Connector Type			
CH 0	Analog Output	SMB (jack)			
CLK IN	Sample clock input and PLL reference clock input.	SMB (jack)			
PFI 0	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)			
PFI 1	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)			
DIGITAL DATA & CONTROL	Digital data output, trigger input, exported trigger output, markers, external sample clock input, and sample clock output.	68-pin VHDCI female receptacle			
NI PXI-5421 Only—Front Panel LED Indicators					
Label	Function		For more information, refer to the <i>NI Signal</i> <i>Generators Help.</i>		
ACCESS LED	The ACCESS LED indicates the status of the PCI bus and the interface from the NI 5421 to the controller.				
ACTIVE LED	The ACTIVE LED indicates generation hardware of the N				
Included Cable					
	1 (NI part number 763541-01 Plug, RG223/U, Double Shie	_			

NI Web Support

National Instruments Web support is your first stop for help in solving installation, configuration, and application problems and questions. Online problem-solving and diagnostic resources include frequently asked questions, knowledge bases, product-specific troubleshooting wizards, manuals, drivers, software updates, and more. Web support is available through the Technical Support section of ni.com.

Worldwide Support

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world to help address your support needs. You can access our branch office Web sites from the Worldwide Offices section of ni.com. Branch office Web sites provide up-to-date contact information, support phone numbers, email addresses, and current events.

If you have searched the technical support resources on our Web site and still cannot find the answers you need, contact your local office or National Instruments corporate. For telephone support in the United States, dial 512 795 8248. For telephone support outside the United States, contact your local branch office:

Australia 1800 300 800, Austria 43 0 662 45 79 90 0, Belgium 32 0 2 757 00 20. Brazil 55 11 3262 3599. Canada (Calgary) 403 274 9391, Canada (Ottawa) 613 233 5949, Canada (Québec) 450 510 3055, Canada (Toronto) 905 785 0085, Canada (Vancouver) 514 685 7530, China 86 21 6555 7838, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 385 0 9 725 725 11, France 33 0 1 48 14 24 24, Germany 49 0 89 741 31 30, Greece 30 2 10 42 96 427, India 91 80 51190000, Israel 972 0 3 6393737, Italy 39 02 413091, Japan 81 3 5472 2970, Korea 82 02 3451 3400, Malaysia 603 9131 0918, Mexico 001 800 010 0793. Netherlands 31 0 348 433 466. New Zealand 0800 553 322, Norway 47 0 66 90 76 60, Poland 48 22 3390150, Portugal 351 210 311 210, Russia 7 095 783 68 51, Singapore 65 6226 5886, Slovenia 386 3 425 4200, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 0 8 587 895 00, Switzerland 41 56 200 51 51, Taiwan 886 2 2528 7227, Thailand 662 992 7519, United Kingdom 44 0 1635 523545

CVI™, IVI™, LabVIEW™, Measurement Studio™, National Instruments™, NI™, ni.com™, and NI-FGEN™ are trademarks of National Instruments Corporation. Product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products, refer to the appropriate location: Help»Patents in your software, the $\tt patents.txt$ file on your CD, or <code>ni.com/patents</code>.



323316C-01

© 2003–2004 National Instruments Corp. All rights reserved.